I n the course of developing comprehensive system plans f o r the SEAC and DYSEAC, c e r t a i n standard methods and procedures were evolved for producing a large-scale system design. 'Ihese standard procedures, including f i r s t the development of system specifications, then the development of functional plans, and f i n a l l y the development of wiring plans, are described i n t h i s paper. Some of the problems encountered i n formulating the specifications and system plans are also discussed [I] 1 .
I n the course of developing comprehensive system plans f o r the SEAC and DYSEAC, c e r t a i n standard methods and procedures were evolved for producing a large-scale system design. 'Ihese standard procedures, including f i r s t the development of system specifications, then the development of functional plans, and f i n a l l y the development of wiring plans, are described i n t h i s paper. Some of the problems encountered i n formulating the specifications and system plans are also discussed [I] 1 .
' h e flow of development generally followed i n creating such large-scale computers i s charted i n figure 4: 1. As indicated, two s e t s of factors (which can be considered as the i n i t i a l boundary conditions of the system-design a f f e c t the choice of system features for a machine: f i r s t , the s e t of f a c t o r s r e l a t e d t o theintended use o f t h e machine, and second, those r e l a t e d t o the type of components o r "building blockstt with which the machine is t o be constructed. Because these two s e t s of f a c t o r s are basically unrelated t o each other, they often present contradictory requirements. For example, a proposed machine feature may appear ideal when evaluated solely i n terms of the intended use of the machine but may e n t a i l an unacceptable engineering r i s k when evaluated i n terms of component r e l i a b i l i t y and cost. ' h e necessity f o r e f f e c t i n g compromises and avoiding conf l i c ts of t h i s kind between the r i v a l claims of operational effectiveness and engineering r e l i a b i li t y and economy strongly influenced the system designs of the SEAC and DYSEAC.
A s i s a l s o indicated i n figure 4.1, t h e principal machine components whose properties profoundly influenced the system design of these computers were the internal memory u n i t s , t h e external communication u n i t s , and t h e internal switching and small -s c a l e storage c i r c u i t r y . The i n t e r n a l memory units included an acoustic delay-line memory and an e l e c t r o s t a t i c Williams' tube memory. I h e external comnunication u n i t s included such devices a s mechanical keyboard-printers, magnetic recording units, special cathode ray tube display devices, input converters for t r a n s l a t i n g analog information to d i g i t a l form, and d i g i t ally-actuated output mechanisms. ?he i n t e r n a l high-speed switching and storage c i r c u i t r y included the following fundamental d i g i t a l elements f o r controlling pulse signals:
(1) ' h e and-gate , with o r without an i n h i b i t i o n input, and the or-gate were the fundamental elements utilized f o r combining o r switching pulse signals. Groups of these gates a r e assembled with an amplifying tube and pulse transformer t o make a pulse repeater. 'his pulse repeater c a r r i e s out t h e logical switching functions of t h e gates included i n it and a l s o amplifies and restandardizes the signals going through it. ( 2) The so-called dynamic flap-flop was the fundamental b i s t a b l e device utilized f o r providing one-bit storage. This device is composed of a pulse repeater and a de Lay line connected t o form a closed loop around which a single pulse can be kept c i r c u l a t i n g repeatedly with a recirculation period of exactly one pulse-repetition cycle.
'Ihese elements were used uniformly throughout the SEAC and DYSEAC both f o r word generation and for central functional control purposes. No other basic elements were used i n the i n t e r n a l system. In figure 4.2, items 1 through 6 i l l u s t r a t e these fundamental elements and the symbols adopted f o r . representing them. Table 3 explains t h e i r mode of operation.
From these basic elements, small composite u n i t s were developed for carrying out typical simple processing operations according t o the rules of binary arithmetic. For example, comparators, counters, decoders, complementers, adders, storage and s h i f t i n g r e g i s t e r s were developed. Such units are i l l u s t r a t e d i n figure 4.2, items 7 through 16. Using these small composite u n i t s , l a r g e r subsystems were then organized f o r carrying out more complex arithmetic and control operations such as the arithmetic operations of multiplication and division, o r t h e control operation of s e l e c t i n g 'Figures i n brackets indicate the l i t e r a t u r e references on page 92. a word from a designated memory location. Table 4 lists some typical operations for which such subsystems were developed.
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These composite u n i t s and subsystems provided a s e t of basic techniques by means of which computations could be performed on d i g i t a l data and complex procedures could be employed f o r integrating large masses of unorganized information. Once devised, they served a s a storehouse of building blocks and organization schemes from which more comprehensive f u l l -s c a l e systems could be developed. ' In t h i s way, they provided the means for fashioning automatic supervisory control f a c i l i t i e s capable of d i r e c t i n g large families of external devices carrying out complex tasks.
. DEVELOPMENT OF SYSTEM SPECIFICATIONS
I n developing system specifications f o r the SEAC and DYSEAC, an e f f o r t was made t o specify a balanced system i n which each component p a r t was organized t o do only what it needed t o do and no more. Such a system usually contains the fewest possible p a r t s and consequently is more economical t o construct, debug, and maintain. A s the c h a r a c t e r i s t i c s of the principal memory, switching, and external comnunication u n i t s t o be incorporated i n t o the system were widely varied, the problem of achieving an e f f e c t i v e balance between these u n i t s arose. A major boundary condition t o the problem was imposed by the engineering decision t o use a mercury acoustic delay-line memory f o r high-speed storage. The access speed characteristic of t h i s type of memory governed the choice of computing speeds f o r the switching u n i t s and input-output speeds f o r the external comnunication units. More specifically, a purely s e r i a l arithmetic unit was chosen instead of ( f o r example) a s e r i a l -p a r a l l e l or f u l l y p a r a l l e l u n i t because i n the acoustic memory the recirculation period of 384 p s e c f o r an 8-word r e c i r c u l a t i n g tank increases the time required t o read a word i n t o o r out of the memory by seven-sixteenths of t h i s period, on the average, which is 168 psec. For the four references t o the memory required i n most SEAC and DYSEAC arithmetic operations, t h i s lengthens the time needed t o execute an operation by 672 psec. As the actual basic computing time required t o carry out the four sequential s t e p s of a complete addition operation, using simple and e f f i c i e n t s e r i a l techniques, is only 192 p s e c , obviously not much over-all gain i n speed would be achieved by reducing the arithmet i c computing time unless a corresponding reduction could be effected i n the memory access time. Table 1 shows the average times f o r execution of the various types of arithmetic operations performed by SEAC and DYSEAC and the portion of these times occupied by memory access waits. From t h i s t a b l e it w i l l be noted t h a t addition times and multiplication times are the same f o r DYSEAC as f o r SEAC-the speed r a t i o being about 3: 1 for executing these operations. I f , as is the case i n many computational problems, additions occur about three times a s often a s multiplica-' tions, the speed-up achieved i n the over-all execution time of a problem by s t r i k i n g out a given percentage of the operations i n the program is the same regardless of whether the operations eliminated are additions or multiplications or a mixture of both. I n t h i s rough sense, the speed r a t i o s may be s a i d t o be balanced. Actually, the occurrence of multiplication i n solving a problem on DYSEAC w i l l be rather l e s s than with SEAC because of the newly added high-speed S h i f t and J u s t i f y operations by which many procedures requiring one complete multiplication time with SEAC can be done much more rapidly with DYSEAC. Turning now t o the balance between computing r a t e s and input-output r a t e s , t a b l e 2 shows the time required t o t r a n s f e r a word between the high-speed memory and an external u n i t operating a t the pulse-repeti t i o n r a t e s associated with conventional magnetic recording units. As the time required t o execute an average instruction i s of the order of a msec, i t takes four t o s i x times a s long t o t r a n s f e r a given instruction word from a typical external magnetic u n i t i n t o the high-speed memory a s i t takes t o execute i t a f t e r it has been stored within the machine. Ordinarily, associated with each i n s t r u c t i o n there a r e from one t o four words of input-output, namely, a t l e a s t the instruction word i t s e l f and possibly any o r a l l of the operands and the r e s u l t . Therefore, the t o t a l inputoutput time required t o transmit these data i n and out of the machine would not ordinarily be greater than roughly two dozen instruction-execution times. I f each instruction is executed about t h i s many times a f t e r i t has been inserted i n t o the machine, then the internal processing and external t r a n s f e r s w i l l , i n the long run, occupy roughly the same amount of time. In the case of DYSEAC, where computing and input-output t r a n s f e r s can proceed concurrently, the over-all time taken t o solve a problem w i l l be equal t o the time required for the longer of these two processes.
Rates f o r input-output operations with magnetic recording u n i t s , averaged over 512 words e x t e r n a l wire or I between e x t e r n a l u n i t , P u l s e r a t e o f Time t o t r a n s f e r one word tape u n i t
It appears, therefore, t h a t f o r a high-speed memory of the present acoustic delay l i n e type, l i t t l e benefit would accrue from increasing these input-output r a t e s unless the problem being solved involves extensive hunting along the wire o r tape i n search of p a r t i c u l a r words. I f t h e nature of the application requires such hunting procedures, then a b e t t e r -balanced system could be obtained by increasing the over-all input-output r a t e i n d i r e c t proportion t o the average number of words which must be searched through i n order t o f i n d a desired word. Other major problems were encountered i n formulating system specifications f o r the SEAC. On the one hand these specifications had t o be kept t o a minimum so t h a t the machine could be completed a t the e a r l i e s t possible date f o r interim use; and on the other hand the specifications had t o include provision f o r expanding t h i s interim machine, both i n t e r n a l l y and externally, by the annexat i o n of advanced high-speed internal memory equipment and external input-output equipment as they became available. Neither the developmental time-scale nor the operating properties of these new components could be precisely defined a t the time the specifications had t o be drawn up. Further-' more, the f u t u r e uses of the machine could not be precisely defined e i t h e r .
I
Fortunately, a t the time the development of the DYSEAC was undertaken the s i t u a t i o n was quite d i f f e r e n t . Even though the range of application and method of use intended for the DYSEAC a r e broader and more varied than for SEAC, it was possible t o define them more precisely a t the s t a r t of the program. Consequently the DYSEAC system could be organized more e f f e c t i v e l y than the SEAC; and though both machines contain the same r e l a t i v e proportions of equipment f o r carrying out c o m i c at i o n , control, and processing functions (see f i g . 4.3) the DYSEAC is able t o provide considerably more powerful operating features using the same amount of equipment. These operating features and t h e i r r e l a t i o n t o the intended use of the machine are described i n the DYSEAC a r t i c l e . After the problems r e l a t e d t o the intended uses of the machines and t o the operating characteri s t i c s of the principal component p a r t s had been defined and evaluated, and before t h e f i n a l system specificatiorls were formulated, several other analytical studies were carried out. For example, coding studies were conducted t o determine optimum internal programing specifications, i . e . , what the format and content of the number and instruction words should be, what the program-sequencing procedures should be, what arithmetic and control operations should be included i n the system, and other r e l a t e d questions. As a r e s u l t of such studies, the approximate number of instructions and memory c e l l s needed f o r solving various problems can be established, a s well a s the frequency of access t o various classes of words, over-all solution times, e t c . These data a r e i n turn useful f o r carrying out further analyses aimed a t determining the relationship between the problem-solving capacity of the system and the equipment cost. For example, by r e l a t i n g the u n i t cost and access time of various types of storage equipment with the r e l a t i v e frequency of use of the various classes of words involved i n the program, the most economical choice of proportions f o r each type of storage device needed t o perform the problem a t a given over-all speed can be determined.
It should be noted t h a t a strong interdependence e x i s t s between decisions made a s a r e s u l t o t these various considerations. I n designing SEAC, f o r example, the decision t o provide f o r the incorporation of an additional p a r a l l e l memory as well a s the i n i t i a l s e r i a l memory exerted a profound e f f e c t on the design of two apparently unrelated p a r t s of the system, namely, the input-output buffering system and the program-sequencing system. ?he p a r a l l e l memory was coupled t o t h e otherwise s e r i a l machine by means of a s t a t i c i z i n g s h i f t r e g i s t e r capable of communicating with the para l l e l memory i n a simultaneous broadside fashion from a l l of i t s r e g i s t e r c e l l s and with the s e r i a l u n i t s i n a step-by-step s e r i a l fashion through a single r e g i s t e r c e l l . 'Ihe f l e x i b l e s e r i a l -p a r a l l e l conversion a b i l i t i e s of t h i s device together with i t s a b i l i t y t o operate over a wide range of s h i f t speeds led t o i t s adoption a s the input-output pick-up r e g i s t e r f o r the system [21. On the other hand, the DYSEAC, which does not require t h i s s o r t of f a c i l i t y for s t a t i c i z i n g information, uses the more economical c i r c u l a t i n g e l e c t r i c a l delay-line storage technique f o r i t s pick-up r e g i s t e r . This r e g i s t e r , although purely s e r i a l i n operation, can be loaded with up t o 45 binary d i g i t s delivered from an external input device v i a 4. 5 d i s t i n c t channels i n a broadside fashion.
A second e f f e c t of the decision t o provide f o r a p a r a l l e l memory on SEAC r e l a t e s to the program-sequencing system. I n i t i a l l y , the memory capacity of the machine was l e s s than 1,024 words, and therefore address numbers of 10 b i t s each were adequate. Hence, an instruction word containing four addresses of 10 b i t s each could be used. When it became necessary t o provide f o r expansion of t h e i n i t i a l memory capacity up t o a s much as 4,096 words, e x t r a space was needed i n the instruction word t o represent numbers i n excess of 1,024. To make room for the longer address code designation, therefore, without extending the length of the instruction word, a three-address i n s t r u c t i o n word of 12 b i t s per address was adopted as an optional a l t e r n a t i v e t o the four-address instruction word. Along with t h i s three-address designation, a consecutive-number scheme f o r sequencing instructions was used. 'Ihis scheme i n turn f a c i l i t a t e d the adoption of a f l o a t i n g relative-address scheme f o r program sequencing [3I. These examples i l l u s t r a t e how design decisions a f f e c t i n g a single u n i t of the system were propagated and made themselves f e l t throughout the remainder of the system.
DEVELOPMENT OF DETAILED FUNCTIONAL PLANS
'Ihe previous decisions defining the over-all system specifications for the computer t o a great extent i m p l i c i t l y determined the general nature of the over-all blocks o r major u n i t s i n t h e system a s well as t h e i r control inter-relationships and principal information-transfer routes. A t t h i s stage of development, the system is usually represented by the familiar block diagram composed of simple labelled boxes interconnected by means of directional l i n e s (see f i g . 4.4).
The next s t e p i n the evolution of the system design was t o break each of these large blocks into smaller blocks, according t o the functions suggested by the general operating specifications. For example, an arithmetic u n i t might be broken i n t o boxes representing an adder and some storage regist e r s whose number and c h a r a c t e r i s t i c s depended on the operating specifications. A control u n i t might be broken i n t o boxes representing subunits whose functions are, f o r example, the selection, acquisition, and d i s t r i b u t i o n of information from the memory t o other p a r t s of the computer, o r the issuing of control signals t o the arithmetic u n i t t h a t d i r e c t it through c e r t a i n motions t h a t are required i n order t o perform a given arithmetic operation. At t h i s stage of development, d e f i n i t e r u l e s regarding the cause-effect relationships among a l l the basic u n i t s became fixed. Also, the time delays imposed by the information processing, t h a t is, the speeds a t which signals can make t h e i r way through the various blocks, had t o be estimated and upper and lower l i m i t s specified.
Because the system being designed was c e n t r a l l y synchronous, over-all timing considerations now came t o the fore. To use a rough analogy, a l l the u n i t s and subunits had t o be so designed t h a t ' they could be geared together and perfectly meshed. ?he next step, therefore, was t o investigate and specify d e f i n i t i v e l y the exact timing inter-relationships which must e x i s t among a l l of the
closing the timing loops." For example, with a synchronous machine using a c i r c u l a t i n g delay l i n e memory, one of the major timing loops t o be closed is the so-called memory-to-arithmetic-unit-to-memory loop. Closing t h i s loop means establishing t h a t a pulse read out of a memory location i n t o t h e arithmetic u n i t can pass through the arithmetic unit and a r r i v e back a t the memory i n time t o be rewritten i n t o the memory a t exactly the proper instant. The proper i n s t a n t f o r t h i s rewriting is determined by the requirement t h a t , when the pulse i s read out of the memory a t a l a t e r time, it w i l l emerge from the memory a t an i n s t a n t which is precisely an i n t e g r a l number of word-transfer cycles a f t e r the i n s t a n t a t which it emerged on the previous occasion.
Once
sponsibility is f e a s i b l e , however, only i f the timing schedules are fixed a t the outset and l e f t unchanged.
I n carrying ahead the design of each u n i t and subunit, t h e next s t e p was t o convert t h e logical cause-effect relationships which must e x i s t within and among the various subunits i n t o space-time relationships. The c a u s e~e f f e c t relationships may be expressed by well-known algorithms for the case of an arithmetic u n i t , while f o r a control u n i t the description of t h e relationships may take the form of s p e c i a l l y devised tables of procedural r u l e s and process flow diagrams. Whatever t h e i r form, these cause-effect relationships may be reduced t o s t y l i z e d logical statements; f o r t h i s purpose the notation of Boolean algebra often provides a convenient shorthand. I n order t o convert the cause-effect relationships t o space-time relationsllips it was necessary, f i r s t , t o s e l e c t fundament a l building blocks capable of executing the required functional relationships on incoming pulse signals, and, second, t o determine the proper time a t which these signals should be transmitted between the individual input and outputs of each building block.
'Ihis work was c a r r i e d out with the aid of process block diagrams, an example of which is shown in figure 4.5. ' Ihese diagrams consist mainly of simple inter-connected rectangular blocks labelled with descriptive t i t l e s designating the general logical relationships t h a t they bear toward each other. Each block represents a s p e c i f i c type of subunit drawn from a list of semistandardized prototype u n i t s designed t o perform various common functions. Tvpical examples of such u n i t s are the comparators, counters, adders, r e g i s t e r s , e t c . , described i n the Introduction. From t h i s collection of prototypes, a functional u n i t specially s u i t e d t o any p a r t i c u l a r s i t u a t i o n could usually be devised merely by making simple modifications of the standard prototype model.
The manner i n which each building block f i t t e d i n t o a u n i t t o perform i t s system function was further specified by prescribing the times a t which it was t o be turned on o r off by each connected clock. At f i r s t , t h e e n t i r e u n i t was l a i d out i n blocks with timing signals indicated only approximately. As the design process proceeded, the necessary timing specifications became more precisely definable, and the s p e c i f i c timing pulses and exact delay-line lengths needed i n order t o insure proper time meshing of a l l the gating stages could be specified.
?he next step, which overlapped the previous one t o some extent, was t o prepare so-called functional diagrams, using the symbols i l l u s t r a t e d i n items 1 through 5 of figure 4.2. Although basically only f i v e v a r i e t i e s are used, these a r e s u f f i c i e n t t o determine implicitly every physical component of the machine. The internal d e t a i l s of each block on the process block diagrams were worked out i n terms of these symbols and recorded on the functional diagrams (see fig. 4 .6). As 
assigned a unique designation (usually a t h r e e -l e t t e r symbol), which serves t o i d e n t i f y the signals t h a t the stage emits. A s the stages became meshed together, numbers specifying the en6ry and e x i t times of t h e signals f o r each gate, delay l i n e , and tube were recorded. I n designing SEAC, t o l e rances on these q u a n t i t i e s were calculated nominally t o the nearest 0.01 p s e c . With DYSEAC, however, because a l l components were standardized, it was s u f f i c i e n t l y precise t o record the timing on the functional diagram only t o the nearest nominal quarter of a microsecond.
I n the process of preparing the functional design, an e f f o r t was made t o minimize the number of components u t i l i z e d , p a r t i c u l a r l y with respect t o tubes, next with respect t o delay l i n e s , and f in a l l y with respect t o diodes. n e choice of t h e most economical and e f f i c i e n t arrangement f o r the functional elements depended q u i t e strongly, however, on such f a c t o r s a s the s i z e and content of the physical packages i n t o which the electronic components are grouped and on t h e i r electronic operating specifications.' Factors which affected the choice of optimum forms on t h e functional layouts were, f o r example, (1) the maximum permissible s t r a y capacitance t h a t is introduced a s a r e s u l t of extended lead lengths, and (2) the limitations on the maximum load t h a t can be drawn from a tube.
Functional layouts, therefore, even though they depict no electronic components e x p l i c i t l y , still must be designed with careful regard f o r the specific physical components by which they a r e l a t e r t o be realized.
Another type of interaction between successive stages of the development program may occur after the functional design is p a r t i a l l y or even f u l l y completed. A t t h i s stage the designer may find thap t h e operating c'apabilities of the machine can be usefully expanded by making minor design rearrangements which team up the same f a c i l i t i e s i n new combinations. I n t h i s way, additional operating features can often be provided a t l i t t l e o r no additional equipment cost. This feedback from funct i o n a l design t o system specifications can produce s i g n i f i c a n t over-all improvements when close coordination is maintained between the two a c t i v i t i e s .
TRANSLATION TO DETAILED WIRING PLANS
After the functional plans had been completed, the evolution of the design proceeded toward the preparation of t h e d e t a i l e d working plans from which the actual e l e c t r i c wiring of components could be c a r r i e d out. The form t h a t these wiring plans took f o r each machine depended strongly on the physical packaging methods employed f o r holding the electronic components on the chassis, and on the fabrication procedures followed i n wiring up the soldered connections. Although extensive use was made of plug-in component packages i n both SEAC andeDYSEAC, the nature of the packages and the fabr i c a t i o n techniques used i n both cases were so dissimilar t h a t t h e types of wiring plans prepared f o r the two machines had t o be radically d i f f e r e n t .
I n the SEAC, because fabrication and wiring were c a r r i e d out by s k i l l e d technicians who were capable of reading c i r c u i t diagrams, it was possible t o use conventional wiring diagrams containing t h e usual electronic symbols f o r tubes, transformers, delay l i n e s , r e s i s t o r s , and germanium diodes.
I n t h i s machine, transformers and e l e c t r i c delay l i n e s up t o 2 p s e c were packaged i n individual plug-in u n i t s , but diodes were packaged i n groups, e l e c t r i c a l l y i s o l a t e d from each other and usable i n l o g i c a l l y unrelated c i r c u i t s . Over 20 d i s t i n c t types of these diode packages were used, each package containing generally from 4 t o 7 diodes connected i n various standard configurations. After the c i r c u i t diagram f o r each chassis was completed, therefore, the diodes indicated on it had t o be put through a so-called "clusterizing" process, i n which groups of diodes on the diagram were classif i e d according t o the d i f f e r e n t types of standard configurations t o which they corresponded. Each such group was then surrounded by boundary l i n e s and the enclosed area, designated according t o i t s type, was assigned a socket location on the chassis. This clusterized c i r c u i t diagram was used by the wiring technicians i n wiring up the chassis.
I n the DYSEAC, however, a completely d i f f e r e n t form of component packaging was employed [41.
(Each DYSEAC etched-plate tube package contains not only a tube-transformer u n i t but a l s o preassembled and-gates and or-gates which .can be associated with the tube. ALSO included are supplementary
p l i c i t l y l i s t e d the precise socket and pin i d e n t i f i c a t i o n numbers of each of the approximately 10,000 p a i r s of socket pins i n the machine between which soldered connections were t o be made. I n order t o produce these, a method was employed which involved the preparation of three d i s t i n c t types of working plans, namely, fiackaging diagrams, chasszs c h a r t s , and wzring t a b l e s .
The packaging diagram was prepared by using the functional diagram a s a guide. For each tube stage appearing on the functional diagram, a rectangular package symbol was entered on the packaging diagram (see f i g . 4.7). The next s t e p was t o transcribe t o the inside of t h e package symbol a l l of the gating appearing on the functional diagram which f e l l within the category of standard b u i l t -i n types preassembled inside the package. Following t h i s , the nonstandard gating s t r u c t u r e s which were not of the preassembled types ( t h a t is, types which required the use of supplementary f r e e diodes o r other components) were transcribed from the functional diagram and entered outside the package symbols. Finally, components and connections required f o r c i r c u i t r y reasons and not appearing on the functional diagram were entered. 'Ihus the information on the packaging diagram is more complete than on the functional diagram i n t h a t it represents a l l the connections which must be made on the chassis sockets.
IPy means of the packaging diagrab it was possible t o determine the t o t a l number of packages t h a t were required f o r a l l the gating stages and delay lines. After t h i s was done, each package was assigned t o a s p e c i f i c socket position on the chassis; a c e r t a i n small percentage of sockets were l e f t unoccupied t o serve a s spares. All assignments were recorded on a chassis c h a r t , which is a pictor i a l representation of an actual chassis (see f i g . 4.8). The assigning of package positions was done with a view toward minimizing both the t o t a l number and length of intra-chassis wires between the sockets and the length of interchassis patch-cord.
A s the next s t e p , the available components i n each package were assigned t o perform the required internal functions f o r t h a t p a r t i c u l a r package. ?he pin numbers associated with each component a s it was assigned were written on the packaging diagram i n such a manner t h a t every functional signal input o r signal output terminal on the package i s e x p l i c i t l y i d e n t i f i e d a s being connected s o a part i c u l a r pin.
A careful inventory of the components used i n each and every package was kept on the chassis chart a s each component was assigned. By means of t h i s inventory the designer could know a t a l l times throughout t h e process exactly how many components of every type were still available near any region of the chassis. At the end of the process of assigning components, there was usually a s l i g h t surplus of components of a l l types l e f t on the chassis. I f an overdraft of components occurred, however, a spare socket could be u t i l i z e d t o provide the needed components. Out of a t o t a l of about 21,000 diodes used i n DYSEAC etched c i r c u i t packages, approximately 22 percent are surplus; of the 3,800 delay-line segments (0.25 p s e c ) , about 10 percent a r e unused. Next, the signal d i s t r i b u t i o n between packages on the chassis was indicated by writing on t h e packaging diagram the socket number and pin number of the signal sources which were t o be connected to the components t h a t were previously assigned a s the destinations of these signals. After t h i s had been done f o r the complete chassis, the interchassis signal d i s t r i b u t i o n was indicated. ?his wiring between chassis is done by patch-cords which connect t o pins of special plugs t h a t are mounted on bridges above the various chassis. A package input o r outflut t h a t comnunicates d i r e c t l y with some other chassis was l a b e l l e d on the packaging diagram with i t s local bridge socket number and pin number. On the chassis c h a r t the notation appended t o the bridge socket and pin was the unique functional symbol (usually three l e t t e r s ) identifying the p a r t i c u l a r tube package on the packaging drawing.
The preparation of the packaging diagrams and the chassis c h a r t s were preliminaries t o t h e l a s t step which was the ultimate goal, viz., the preparation of a s e t of wiring t a b l e s which enabled technicians t o wire up the chassis (see f i g . 4.9). ' h e wiring tables consist e s s e n t i a l l y of columned pages whose e n t r i e s are numbered s e r i a l l y corresponding t o the 60 p i n s on a socket. Each column corresponds t o a p a r t i c u l a r socket and is labelled accordingly. For example, a column headed 68A 
'Ihe e n t r i e s are i n the form number-letter-number, specifying respectively the socket s e r i a l number, the type of signal (such a s d i r e c t positive output, negative output, delayed s i g n a l ) , and the pin position i n the socket. To help guard against e r r o r s a double entry system was employed, whereby each length of wire was represented by an entry f o r both of the pins t h a t it connects. I f a pin was to be connected t o more than one other pin, the appropriate number of e n t r i e s were made for each i t e m .
Technicians receiving copies of the wiring t a b l e s did the wiring on a l l the chassis, following the wiring t a b l e s implicitly. ?he power wiring and other standardized wiring was done according t o standard instructions appropriate t o whichever of the f i v e possible package types was specified i n each column heading. The t o t a l wiring table record f o r the connections between the etched c i r c u i t packages of DYSEAC occupies about 270 pages (8 by 10 i n . ) and s p e c i f i e s approximately 20,000 soldered pin connections.
. CONCLUSION
I n t h e development of a large-scale computer, system-design work occupies the middle ground between e l e c t r o n i c engineering and operations analysis of the intended application. The f i n a l system design must be practicable t o construct with available building blocks and current fabrication techniques, and must a l s o be capable of s a t i s f y i n g the ultimate u s e r ' s needs. , I n working out design problems concerned with reconciling these two requirements, standard methods of attack which would be generally o r universally applicable probably are not obtainable. On t h e other hand, design problems concerned with the development of functional and construction plans, rather than with the development of sys tem specifications, probably would provide a f r u i t f u l f i e l d f o r research i n t o generally applicable procedural methods. I n p a r t i c u l a r , problems which might benefit from such research are those concerned with (1) analyzing and synthesizing the complex logical relationships exi s t i n g i n large-scale systems and (2) t r a n s l a t i n g such relationships i n t o e x p l i c i t wiring plans.
With respect t o the f i r s t c l a s s of problem, it should be noted t h a t although methods of mathematical logic such a s Boolean algebra have been found useful and e f f e c t i v e i n handling c e r t a i n types of system design problems, the scope of t h e i r u t i l i t y t o date has been s t r i c t l y limited t o problems of comparatively minor importance i n the system design work a t t h i s laboratory. With respect t o the second c l a s s of problem, a very promising p o s s i b i l i t y appears t o l i e i n the idea of using d i g i t a l computers themselves t o carry out the processes involved i n compiling wiring plans. 'These d e t a i l e d and tedious processes of recording, classifying, rearranging, keeping inventories, and the l i k e , are in f a c t f e a s i b l e tasks f o r present-day machines. Furthermore, i n the future the tasks of the computer might not need t o be limited t o the production of j u s t the wiring t a b l e s prescribing the locations of the various p a r t s of soldering lugs between which connections are t o be made. With the development of methods f o r forming wiring interconnections out of prefabricated standard interchangeable p a r t s , and with the increasing use of mechanized assembly techniques i n the manufacture of electronic equipment, it i s possible t h a t the computer may one day also be u t i l i z e d i n fabricating t h e actual equipment. That i s , as the f i n a l wiring data could be produced within the computer, possibly it could a l s o produce mechanical patterns (e. g. , punched paper cards o r tape) s u i t a b l e for governing the selection and positioning of the prefabricated p a r t s out of which the i n t e r p i n connectors might be formed. I n t h i s way, the somewhat dramatic concept of s e t t i n g a computer t o build a computer might well be brought nearer t o realization. Recircula t i n g d e l a y -l i n e r e g i st e r .
A p u l s e appears a t C i f a pulse occurs on e i t h e r A o r -B, o r both. More than two i n p u t s may be used.
A pulse occurring a t A appears a t A' a f t e r t h e span of time n microseconds.
The output a t A c o n s i s t s of p o s i t i v e -g o i n g pulses; a t -A, negative-going pulses. There is always a one-to-one correspondence between A and -A.
The f l i p -f l o p is turned on ( i . e . , emits continuous p u l s e s a t C) beginning with t h e f i r s t pulse of A, and is turned off (emits no p u l s e s ) beginning with the f i r s t pulse of B which is n o t accompanied by a p u l s e of A. T is a priming pulse occurring before the f i r s t p u l s e s on A and B t h a t a r e t o be compared. A f t e r t h e l a s t p u l s e s of t h e t r a i n s A and B have appeared, C emits a pulse i f and only i f pulse t r a i n s A and B a r e i d e n t i c a l .
T is a c l e a r i n g pulse t h a t occurs a t o r before t h e f i r s t p u l s e s on A and B that a r e t o be compared. A f t e r t h e l a s t pulses of A and B have appeared, C emits a pulse i f and only i f t h e binary number represented by A i s g r e a t e r than t h a t represented by B. The d i g i t s of A and B occur i n order of i n c r e a s i n g s i g n i f icance. B emits continuous pulses beginning when an odd number of p u l s e s have occurred on A, but B emits no pulses when an even number of p u l s e s have occurred on A.
Stepping pulses occur on S. With both s t a g e s o f f , t h e f i r s t S t u r n s on A. If A is on and B is o f f , the next S t u r n s on B. I f A and B a r e on, t h e n e x t S t u r n s o f f A. I f A is o f f and B is on, t h e next S t u r n s o f f B, e t c . Let t h e p u l s e s (or' no p u l s e s ) emitted by A, B, and C a t any i n s t a n t represent a 3 -b i n a r y -d i g i t number, ABC. Examples of decoding are: M emits a pulse i f and only i f ABC= 2; T emits a pulse i f ABC= 4 o r 6. Such matri.ces a r e readi l y expandable so a s t o decode l a r g e r numbers of d i g i t s and i n a wider variety of ways.
T is a priming p u l s e whose timing determines t h e power of 2 t o be added t o the n-binary-d i g i t number contained i n the d e l a y -l i n e r e g i s t e r . S t a r t i n g a t the time of T, a l l d i g i t s of t h e o r i g i n a l p u l s e t r a i n a r e i n v e r t e d ( 1 becomes 0, 0 becomes 1) up t o and i n c l u d i n g t h e f i r s t 0, The d i g i t s occur i n order of inc r e a s i n g s i g n i f i c a n c e . I f A' is from -A i n s t e a d of A, t h e device s u b t r a c t s 1, A l l d i g i t s of A up t o and i n c l u d i n g t h e f i r s t 1 emerge from B unchanged, but a l l succeeding d i g i t s of A a f t e r t h e f i r s t 1 a r e inverted. D i g i t s occur i n t h e order of i n c r e a s i n g s i g n i f i c a n c e .
A and B c a r r y pulse t r a i n s t h a t r e p r e s e n t two binary numbers t o be added. The output S is t h e pulse t r a i n t h a t r e p r e s e n t s t h e sum of A and B. The c a r r y d i g i t s a r e a t C. A l l d i g i t s occur i n order of i n c r e a s i n g s i g n i f i c a n c e . This i l l u s t r a t e s how an n -b i n a r y -d i g i t number contained i n such a r e g i s t e r may be s h i f t e d t o t h e l e f t o r r i g h t by precession. N, L, R, and I a r e mutually e x c l u s i v e c o n t r o l pulses, and i n t h e absence of a l l o t h e r s , N is present. N is nornral r e c i r c u l a t i o n , L is @recess l e f t , R is #recess r i g h t , and I is ins e r t . A f t e r a continuous t r a i n of n L-o r R-pulses, t h e c o n t e n t s have been ' s h i f t e d one pulse p o s i t i o n t o t h e l e f t or r i g h t w i t h r e s p e c t t o t h e i r original p o s i t i o n s . Apart from mere s h i f t i n g , such a p r e c e s s i n g r e g i s t e r m y be used 1 a s a pick-up r e g i s t e r t o c o l l e c t d i g i t s presented on input A a t a synchronous but i r r e g u l a r r a t e , i n normal o r r e v e r s e order, and t o a r r a n g e them i n norma1 o r d e r f o r d i s t r i b u t i o n a s a p u l s e t r a i n . 'Ihis is done by causing a s i n g l e I -p u l s e corresponding i n time t o each A -d i g i t t o be s u b s t i t u t e d f o r the f i r s t pulse of a t r a i n of L-pulses o r f o r t h e l a s t pulse of a t r a i n of R-pulses. 
